3D-LSI technology for image sensor by Motoyoshi, Makoto & Koyanagi, Mitsumasa
2009 JINST 4 P03009
PUBLISHED BY IOP PUBLISHING FOR SISSA
RECEIVED: December 15, 2008
REVISED: January 21, 2009
ACCEPTED: January 27, 2009
PUBLISHED: March 16, 2009
PIXEL 2008 INTERNATIONAL WORKSHOP
FERMILAB, BATAVIA, IL, U.S.A.
23–26 SEPTEMBER 2008
3D-LSI technology for image sensor
Makoto Motoyoshia,1 and Mitsumasa Koyanagia,b
aZyCube Co., Ltd., E207 Tokyo Institute of Technology,
Yokohama Venture Plaza, 4259-3 Nagatsuta-cho, Midori-ku,
Yokohama, Kanagawa 226-8510, Japan
bTohoku University,
6-6-01 Aza-Aoba, Aramaki, Aoba-ku, Sendai 9, 80-8578, Japan
E-mail: makoto.motoyoshi@zy-cube.com
ABSTRACT: Recently, the development of three-dimensional large-scale integration (3D-LSI) tech-
nologies has accelerated and has advanced from the research level or the limited production level
to the investigation level, which might lead to mass production. By separating 3D-LSI technology
into elementary technologies such as (1) through silicon via (TSV) formation, (2) bump formation,
(3) wafer thinning, (4) chip/wafer alignment, and (5) chip/wafer stacking and reconstructing the
entire process and structure, many methods to realize 3D-LSI devices can be developed. How-
ever, by considering a specific application, the supply chain of base wafers, and the purpose of 3D
integration, a few suitable combinations can be identified.
In this paper, we focus on the application of 3D-LSI technologies to image sensors. We de-
scribe the process and structure of the chip size package (CSP), developed on the basis of cur-
rent and advanced 3D-LSI technologies, to be used in CMOS image sensors. Using the current
LSI technologies, CSPs for 1.3 M, 2 M, and 5 M pixel CMOS image sensors were successfully
fabricated without any performance degradation. 3D-LSI devices can be potentially employed in
high-performance focal–plane-array image sensors. We propose a high-speed image sensor with an
optical fill factor of 100% to be developed using next-generation 3D-LSI technology and fabricated
using micro(µ)-bumps and micro(µ)-TSVs.
KEYWORDS: Manufacturing; Photon detectors for UV, visible and IR photons (vacuum) (photo-
multipliers, HPDs, others)
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1 Introduction
Two-dimensional semiconductor integration technology has expanded rapidly over the past three
decades. This rapid progress is due largely to the good scalability of MOS devices, in terms of
technology, [1] and the prediction of the dimensions of next-generation large-scale integration
(LSI) devices in accordance with Moore’s law, in terms of manufacturing [2]. However, in re-
cent years, devices not conforming to the ideal scaling theory have been developed practically. The
main cause for this is operation voltage scaling. The value of kT/q, which determins the mini-
mum subthreshold swing of MOS transistors, does not scale down. Therefore, when the threshold
voltage (Vth) of MOS transistors is decreased, the subthreshold leakage increases. In conventional
MOS transistors, junction leakage is larger than subthreshold leakage; hence, power consumption
due to subthreshold leakage need not be considered. On the other hand, in recently developed
MOS devices that have high current drivability, subthreshold leakage surpasses the junction leak-
age; therefore, lowering Vth of MOS transistors while ensuring a low leakage current is difficult.
The absence of Vth scaling results in a trade-off between power and performance. Thus, in order to
achieve high-performance in LSI chips while restricting their power, three-dimensional (3D) LSI
was considered. Figure 1 shows the advantages of 3D System-on-Chip (SoC).
3D SoC is obtained by segmenting 2D SoC into functional blocks, stacking these blocks, and
interconnecting them with short signal paths. Figure 2 shows the potential applications of 3D LSI.
3D LSI devices are expected to have high energy efficiency, small form factor, heterogeneous inte-
gration, and the capability to realizing new architecture such as high-speed parallel data processing,
multiple functions, and low cost. In particular, in the case of image sensingor particle detection de-
vices, the 3D multi-stacked chip structure allows high-speed parallel data processing with a high
fill factor and small chip area penalty.
Figure 3 shows our product road map. We aim to develop a 3D Super Chip that consists of var-
ious functional building blocks and thin chips of various sizes by using a single-chip solution that
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Figure 1. Advantages of 3D SoC over conventional SoC.
Figure 2. Potential applications of 3D LSI.
involves the use of through silicon vias (TSV), such as a chip size package (CSP) for sensors, and
by realizing a multi-stacked chip structure for high-speed and high-functional LSI. Further, we aim
to develop biocompatible LSI devices such as artificial retina chips in the manner described above.
2 Discussion
2.1 Overview of 3D-LSI technology
The method by which information transfer and power distribution occur among stacked chips is
critical for realizing 3D-LSI technologies. There are many methods for realizing inter-chip con-
nection, such as wire bonding, edge connection, capacitive or inductive coupling [3]–[8], and a
method to establish direct contact between the TSV and bump [9]–[21]. Figure 4 shows the road
map for realizing inter-chip connection by connecting the TSV and bump. In this figure, three
different technologies are illustrated. The upper line corresponds to the current 3D-LSI structure
wherein the TSV is formed under the peripheral bonding pads. In most LSI devices, no active
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Figure 3. Product road map.
Figure 4. Road map for the development of devices involving inter-chip connection achieved by connecting
the TSV and bump. Horizontal axis represents the probable year by which devices using this technology
might be developed.
devices are placed under them in order to prevent bonding damage in active devices. Therefore,
the through-hole dimension can be as large as the bonding pad size. One of the advantages of this
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Figure 5. TSV process classification in view point of insertion point in CMOS process.
method is that the current chips and designs can be utilized with or without minor layout modi-
fications. By using this method, the form factor can be improved without modifying the original
LSI chip design. However, in this method, the stress mismatch between silicon and the conducting
material in the TSV should be optimized. In order to improve the performance of 3D LSI devices,
the TSV and bump pitch must be reduced less than 5 µm so that the functional blocks in the stacked
chips can be directly connected to more than ten thousand TSVs. In order to decrease the chip area
penalty, the TSV diameter should be reduced to less than 2 µm.
More aggressive 3D devices can be obtained by using SOI wafers as the starting material [18].
In such devices, the through holes are formed after stacking and directly interconnecting the layered
chips without using bump. The TSV is produced by forming an insulating layer between the
conducting material and bulk silicon at temperatures lesser than 350◦C. In this method, the through
holes are formed in the interlayer; hence, it is not necessary to deposit an insulating layer, and the
LSI chips are interconnected in a manner similar to the wafer process. The target applications of
devices thus obtained are expected to be sophisticated, such as in super computers.
Figure 5 shows the location of the TSV formation process in the CMOS process flow. The
dimensions of the TSV and the available conductor material depend significantly on the point in
the CMOS process flow where the TSV formation process is included. If the TSV is formed
before the diffusion layer of the MOS device is formed, the conductor material must be a high-
temperature resistant material such as poly silicon so that its allowable temperature limit is higher
than the activation temperature of dopants and high-quality thermal silicon dioxide can be used as
the insulator. If the TSV is formed after the MOS device is formed, the suitable conductor material
is tungsten. Further, if the TSV is formed after the front-end-of-line (FEOL) process is completed,
the suitable conductor materials are tungsten, copper, etc.
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Figure 6. The schematic diagram of a CSP for image sensors. TSVs connect the bond pad and the backside
bump.
2.2 Current 3D-LSI technologies
2.2.1 CSP technology for image sensors
It is important to focus on the target applications of 3D LSI in the development stage. In the case
of an ideal image sensor, pinouts are preferably located on the backside of the die located opposite
to the sensor array.
Figure 6 shows the schematic diagram of a CSP for sensors.
This CSP does not have a real 3D-LSI structure, but it is very simple and utilizes the same
key technologies as those with 3D structures, such as TSV, wafer thinning, and bump formation.
Therefore, it is suitable for developing the 3D-LSI process module. Moreover, using this CSP the
stacked structure can be easily expanded to include either a sensor with a digital signal Processor
(DSP) or a sensor with memory and DSP. Two conditions must be satisfied in order to use this
CSP in image sensor devices. Firstly, low temperature should be maintained during the fabrication
process because both the polymer microlens and the color filter are thermally stable at temperatures
less than 200◦C. This is analogous with the CMOS-BEOL (back-end-of-line) process. However,
the process temperature of most BEOL unit processes is approximately 350◦C. Therefore, it is
necessary to lower the temperatures of all unit processes to 200◦C and optimize it one by one
while ensuring that the reliability does not decrease. Secondly, the optical characteristics should
be preserved during the processes. After the wafer process is completed, the surface of the pixel
array is not covered with a passivation layer; therefore, the processes must be executed without
damaging the fragile surface.
2.2.2 CSP process flow
This CSP process uses the dead area under the bond pads where TSVs link the pads to backside
interconnections under the pads. The CSP process sequence is shown in figure 7.
After the LSI process is completed, a cover glass is attached to the sensor LSI wafer by using an
adhesive film; then, the wafer is thinned down to approximately 100 µm by means of back grinding
and polishing (figures 4-a,4-b). By using a backside aligner, TSV resist patterns are formed on the
opposite side of the bond pads (figure 4-c). Deep Si and successive SiO2 etches with photoresist
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Figure 7. CSP process sequence (a) applying the cover glass to the CMOS image sensor wafer (b) wafer
thinning (c) backside lithography (d) deep Si etch (e) sidewall insulation (f) filling the TSV with the conduc-
tor material (g) forming the backside interconnections (BI) (h) forming the bump (i) dicing (j) mounting on
PCB.
masks form the through holes (figure 4-d). After fabricating the sidewall insulation, the through
hole is filled with a conductive material (figure 4-e, 4-f). Then, after the backside interconnections
and bumps are formed, the sensor wafer with a cover glass is diced into sensor chips (figure 4g–4i).
The sensor wafers are diced from the front (cover glass) and the back (Si). Finally, the CSP is
mounted on a print circuit board (PCB) (figure 4j).
Figure 8 shows a cross-sectional photographic image of the CSP mounted on a module test
board. The sensor LSI chip is connected via the TSV, the redistributed backside interconnections,
and the Pb-free solder bump to the PCB. The minimum TSV and bump pitch are 130 and 300 µm
respectively. The thickness of the sensor LSI is approximately 100 µm, and the chip size is 6.5 mm
× 6.5 mm. The total thickness of this sample (from the bottom of the bump to the surface of the
cover glass) is approximately 0.64 mm. An air gap is maintained between the cover glass and the
surface of the image sensor to improve the optical sensitivity.
Figure 9 shows the images of the CSP used in three types of CMOS image sensors. The
performance of both sensor types appears to be identical as the quality of the images obtained
using these sensors is identical to those obtained using chip-on-board COB devices. The TSV size
in all three CSPs is 60 µmφ . The CSP processes for these three devices are optimized individually.
2.3 Beyond single-die image sensors
3D LSI devices can be potentially employed in high-performance focal-plane-array image sen-
sors [22]–[24]. Backside-illuminated image sensor devices equipped with 3D-LSI technologies
allow high-speed signal processing and have an optical fill factor of 100%. Figure 10 shows a
schematic diagram of thecross section of the proposed two-chip stacked image sensor equipped
with a backside-illumination device with 5 µm pitch µ-bump and µ-TSV. In this device, the µ-
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Figure 8. Cross-sectional photographic image of the CSP mounted on a PCB. The magnified image shows
the cross section of the TSV.
bump is used to construct the face down architecture. Furthermore, µ-TSV is used to connect the
AD converter and the logic chip. Therefore, in this case, the maximum allowable process temper-
ature for TSV formation is same as that of the BEOL wafer process (∼400◦C). Even in the case of
the finest-pitch µ-bumps, the minimum dimension of the µ-bump is larger than that specified by
the standard designs for LSI sensors. The µ-bump connects the pixel block, which consists of 8 ×
8–32 × 32 pixels, to the AD converter.
Figure 11 shows the concept behind the multichip-stack high-functional image sensor. The
size of the pixel block is determined from the area of the AD converter (AADC) and the pixel
size (Apixel).
Number of pixels in a block ≥ AADC/Apixel
The entire pixel data, which comprise blocks of analog pixel data (32 × 32 pixels), are parallely
converted into digital data through the ADC array and stored in the memory cells. These image
data are then processed by using a DSP.
– 7 –
2009 JINST 4 P03009
Figure 9. Images of three types of CSPs used in image sensors.
Figure 10. A 3D stacked image sensor equipped with a backside-illumination device.
As mentioned earlier, next-generation high-speed, high-functional image sensor devices may
have a structure in which stacked chips are electrically connected by a great number of fine-pitch
µ-TSVs and µ-bumps. Figure 12 shows a stacked-TEG chips, which are joined with an adhe-
sive and 5-µm-pitch µ-bumps. The bump size is 2 µm × 2 µm. The adhesive is injected after
temporary bonding is achieved. The 0.5-µm gap between two chips is completely filled with the
adhesive. The bump resistance is less than 0.2 Ω. The results of the temperature cycle test (-
65◦C/150 ˚ C) revealed that there was no degradation up to 500 cycles. Figure 12-b shows the
cross-sectional photographic image of the 104 daisy chain pattern. Although a small misalignment
existed (figure 12-c), the bump resistance did not increase. This was due to the complete melting
of the bumps.
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Figure 11. The multichip-stack high-functional image sensor.
Figure 12. 5-µm-pitch µ-bump (a) a photographic image of the TEG chip; the sizes of the upper and lower
chips are 3.3 mm × 4.5 mm and 4.5 mm × 5.5 mm, respectively. (b) a cross-sectional photographic image
of the 104 daisy chain pattern (c) a cross-sectional SEM image of the µ-bump.
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Figure 13. Cross-sectional SEM image of a micro-TSV [25].
The advantage of this stacking process is that it is insensitive to surface roughness and clean-
liness; hence, a high yield can be expected.
During the TSV formation process, it is important to fabricate the sidewall insulator and the
contact and barrier metals of the TSV with a high aspect ratio at low temperatures inexpensively. If
Cu is used as the conductor material, a high-quality barrier metal should be used in order to prevent
Cu contamination, which increases the junction leakage and degrades the gate oxide integrity in
MOS devices. Figure 13 shows the SEM images of a micro-TSV. The insulator layer is formed
by means of O3-TEOS CVD. The conformal silicon dioxide layer is obtained via the reaction that
occurs at the silicon surface at a relatively low temperature (∼350◦C).
3 Conclusion
Current and future 3D-LSI devices fabricated using TSVs with potential for use in image sensors
have been described. Using the current TSV technologies, CSPs have been successfully fabricated
for 1.3 M, 2 M, and 5 M pixel CMOS image sensors.
No obvious difference was observed in the quality of the images obtained by the CSP and COB
devices. 3D-LSI devices can be potentially employed in high-performance focal-plane-array image
sensors. Further, a high-speed image sensor with an optical fill factor of 100% can be developed
by using next-generation 3D-LSI technologies and fabricated using µ-bumps and µ-TSVs.
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